Effects of plasma treatments on the back-channel of amorphous Ga 2 O 3 -In 2 O 3 -ZnO ͑GIZO͒ thin film transistors ͑TFTs͒ are compared for N 2 and N 2 O plasma. Acceptor-like states originating from the oxygen adsorbed on the back-channel of the GIZO TFTs suppress the back-channel current by capturing the electrons in the GIZO active layer and thus shift the threshold voltage to the positive direction. It is also shown that the oxygen in a silicon oxide passivation layer reduces the back-channel current. An enhancement-mode GIZO TFT has been successfully fabricated by combining the N 2 O plasma treatment and the silicon oxide passivation layer. © 2008 The Electrochemical Society. ͓DOI: 10.1149/1.3020766͔ All rights reserved. Amorphous oxide semiconductor thin film transistors ͑TFTs͒ attract much attention for large-area electronics such as active-matrix organic light-emitting diode ͑AMOLED͒ displays because the mobility is higher than that of the amorphous silicon ͑a-Si͒ TFT and the uniformity is superior to that of the low-temperature polycrystalline silicon TFT. In addition, they can be fabricated at low temperature. [1] [2] [3] [4] [5] In this paper we report how to control the threshold voltage of amorphous Ga 2 O 3 -In 2 O 3 -ZnO ͑GIZO͒ TFTs by suppressing back-channel current. First, the effects of plasma treatment on the back-channel prior to the deposition of a passivation layer are reported and then proper choices of the material and the process conditions for the passivation layer are presented in the aspect of controlling the threshold voltage. Finally an enhancement-mode GIZO TFT is successfully fabricated by combining N 2 O plasma treatment and a SiO x passivation layer.
Amorphous oxide semiconductor thin film transistors ͑TFTs͒ attract much attention for large-area electronics such as active-matrix organic light-emitting diode ͑AMOLED͒ displays because the mobility is higher than that of the amorphous silicon ͑a-Si͒ TFT and the uniformity is superior to that of the low-temperature polycrystalline silicon TFT. In addition, they can be fabricated at low temperature. [1] [2] [3] [4] [5] In this paper we report how to control the threshold voltage of amorphous Ga 2 O 3 -In 2 O 3 -ZnO ͑GIZO͒ TFTs by suppressing back-channel current. First, the effects of plasma treatment on the back-channel prior to the deposition of a passivation layer are reported and then proper choices of the material and the process conditions for the passivation layer are presented in the aspect of controlling the threshold voltage. Finally an enhancement-mode GIZO TFT is successfully fabricated by combining N 2 O plasma treatment and a SiO x passivation layer.
Experimental
The devices were fabricated on 150 ϫ 150 mm Corning glass substrates. The inset of Fig. 1 shows a schematic diagram of the GIZO TFTs that is similar to the conventional bottom-gated a-Si TFT except for the absence of an ohmic contact layer. A 200 nm thick Mo film for a gate electrode was deposited by dc sputtering at room temperature. The gate insulator of 400 nm thick silicon nitride film was deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒ at 350°C. On top of the gate insulator, a 70 nm thick GIZO film was deposited by radio frequency ͑rf͒ magnetron sputtering with a sputtering target of which the composition was Ga 2 O 3 :In 2 O 3 :ZnO = 1:1:1 in mol %. The rf power was 500 W. The process pressure was 11 mTorr in argon and oxygen mixture ambient. The flow rates of Ar and O 2 gas were 100 and 8 sccm, respectively. After patterning of the GIZO active layer in diluted HF solution, Mo source/drain electrodes were formed by dc sputtering and reactive ion etching in the mixture of Cl 2 and O 2 plasma. All the patterning processes were performed by a conventional photolithography process and the channel width and the length were 40 and 5 m, respectively. Finally the devices were annealed in air at 200°C for 1 h. This annealing process is called source-drain annealing hereafter.
The effects of the following plasma treatment and passivation process on the source-drain annealed devices were investigated. The substrate temperature, rf power, gas pressure, process time, and gas flow rate during the plasma treatment were 150°C, 200 W, 3.5 Torr, 30 s, and 2500 sccm, respectively. We employed silicon nitride or silicon oxide as a passivation layer. They were deposited by PECVD at 150°C, with 200 W rf power and 3.5 Torr process pressure. For deposition of the silicon oxide layer, N 2 O flow rate was varied at 250, 1375, and 2500 sccm for a fixed SiH 4 flow rate of 25 sccm. The device characteristics were measured by Keithley SCS4200 semiconductor parameter analyzer before and after the postprocess and measured again after additional thermal annealing in air at 200°C for 1 h. Figure 1 shows the transfer curves ͑I DS -V GS ͒ of the GIZO TFT after the source-drain annealing. The field effect mobility FE and the threshold voltage V TH derived from the saturation characteristics without any postprocess were 2.6 cm 2 /Vs and −3.7 V, respectively. Turn-on voltage V ON , defined as the gate-to-source voltage where the drain current in log scale begins to increase from the off-state, is −7.0 V. First we investigated the effect of N 2 and N 2 O plasma treatment on the source-drain annealed GIZO TFTs. Figure 2 shows the change of the mobility and threshold voltage before and after the plasma treatment. The mobility decreases to about half of the initial value after the plasma treatment, possibly due to damaged bonds by ion bombardment, but it is mostly recovered after the additional thermal annealing regardless of gas species. However, the threshold voltage shifts in the opposite direction after the plasma treatment, depending on the gas species: 75 V in the negative direction for N 2 plasma and 35 V in the positive direction for N 2 O plasma. It is thought that the ion bombardment on the back channel, i.e., the upper surface of the GIZO layer, can break the metal cation-oxygen bonding and generates free carriers that constitute back-channel current. More negative gate bias is required to turn off the TFT by depleting the carriers at the back-channel. Thus, the threshold voltage shifts to the negative after exposure to the N 2 plasma. The reason the N 2 O plasma treatment shifts the threshold voltage to the positive despite the bond breakage can be explained as follows: From the previous reports about zinc oxide, it is known that oxygen adsorption onto an oxide surface leads to the creation of acceptorlike surface states, which capture the conduction band electrons in the oxide semiconductor and thus results in the depletion of the back-channel. 6 Based on this theory it can be inferred that the oxygen ions from the N 2 O plasma adsorb onto the back-channel of the GIZO layer and the number of the acceptor-like states increases. Consequently, more positive gate bias is needed to turn on the TFT. The additional thermal annealing restores the threshold voltage close to the initial value as shown in Fig. 2 , which indicates that most of the plasma damage is cured and that desorption of the adsorbed oxygen also takes place. Similar results were previously obtained and attributed to oxygen concentration on the back surface of the GIZO layer. 7, 8 Figures 3a and b show the transfer characteristics of the TFTs passivated with silicon nitride and silicon oxide, respectively. The characteristics were measured after the final thermal annealing. It is observed that the drain current of the nitride-passivated TFT is not modulated by gate voltage and is higher than that of the oxidepassivated TFT. In the contrast, the oxide-passivated TFT exhibits 
Results and Discussion

H27
Electrochemical and Solid-State Letters, 12 ͑1͒ H26-H28 ͑2009͒ H27 normal transfer characteristics. This difference can be explained as follows: During the deposition of the passivation layer by PECVD, the back-channel surface of GIZO is exposed to plasma including hydrogen, nitrogen, and oxygen radicals. In case of nitride passivation, a large amount of hydrogen provided from SiH 4 and NH 3 gases is contained in the plasma and is resultantly incorporated in the deposited nitride film. It is known that the hydrogen radical easily reduces an oxide film and the reduction reaction is dependent upon the substrate temperature and the partial pressure of hydrogen. 9 Consequently, the GIZO film becomes more conductive by oxygen reduction during the deposition of the nitride passivation layer, even though the bond breakage due to ion bombardment is cured by the final thermal annealing. The silicon oxide has relatively low hydrogen content and is deposited in oxygen-rich plasma. So we expected that if the physical damage by the ion bombardment could be minimized and enough oxygen was supplied to the back surface of the GIZO film, the back-channel current might decrease and the threshold voltage would shift to the positive direction. We fabricated three different kinds of oxide-passivated GIZO TFTs by splitting the deposition condition of the N 2 O/SiH 4 gas flow ratio. The process temperature was as low as 150°C to prevent oxygen reduction by hydrogen, and the pressure was set high ͑3.5 Torr͒ to diminish the ion bombardment. The device parameters extracted from the transfer characteristics of the three oxide-passivated GIZO TFTs are summarized in Table I . As the ratio of N 2 O/SiH 4 increases, the threshold voltage and the turn-on voltage increase accompanied with the decrease of the subthreshold gate voltage swing. Even though the devices were successfully passivated with the silicon oxide film ͑SiO x -3 sample in Table I͒ deposited with high N 2 O/SiH 4 ratio, the threshold voltage and the turn-on voltage still remain negative. The drain current of sample SiO x -3 at the gate bias of 0 V is as large as 30 nA. To ensure low power consumption and reliable operation of digital circuitry such as the gate driver of active matrix liquid crystal displays and AMOLED displays, the threshold voltage and the turn-on voltage should have positive value and the zero-biased drain current should be minimized. This could be realized by supplying more oxygen atoms on the back-channel surface through N 2 O plasma treatment before passivation film deposition. Figure 4 shows the positive shift of the threshold voltage and the turn-on voltage of the silicon oxide-passivated GIZO TFTs associated with the N 2 O plasma treatment. The overall transfer characteristics exhibit almost parallel shifts with little change in other device parameters such as mobility and subthreshold slope. After 60 s of 200 W N 2 O plasma treatment, the shift is saturated and we could obtain an enhancement mode TFT suitable for digital circuit integration.
Conclusion
Investigations on the effect of plasma treatment on the backchannel of the GIZO TFTs revealed that the oxygen contained in the plasma shifts the threshold voltage to positive direction by suppressing the back-channel current. The oxygen atoms adsorbed to the GIZO layer are not completely desorbed, even after the thermal annealing at 200°C if the TFTs are passivated with a silicon oxide layer with a sufficient supply of oxygen during deposition. An enhancement-mode GIZO TFT has been successfully fabricated by combining the N 2 O plasma treatment and the silicon oxide passivation layer. 
